文章编号: 1001 - 9014(2016)03 - 0263 - 04

DOI:10.11972/j. issn. 1001 - 9014. 2016. 03. 002

0.5 µm InP/InGaAs DHBT for ultra high speed digital integrated circuit

NIU Bin, CHENG Wei*, ZHANG You-Tao, WANG Yuan, LU Hai-Yan, CHANG Long, XIE Jun-Ling

($\ensuremath{\operatorname{Science}}$ and $\ensuremath{\operatorname{Technology}}$ on $\ensuremath{\operatorname{Monolithic}}$ Integrated Circuits and Modules Laboratory ,

Nanjing Electronic Devices Institute, Nanjing, 210016, China)

Abstract: $0.5 \mu m$ InP/InGaAs DHBT with 350/533 GHz f_r/f_{max} and two layers of interconnecting technology were developed for ultra high speed digital integrated circuit (IC) application. A static divide-by-2 frequency divider operating at 100 GHz was demonstrated. As the important parameters of gate delay, base-collector capacitance C_{cb} and C_{cb}/I_C were analyzed. The value of C_{cb}/I_C as low as $0.4 \, ps/V$ was achieved, indicating that frequency divider operating above 150 GHz could be potentially realized.

Key words: InP, heterojunction bipolar transistor, static frequency divider

PACS: 73.40. Kp, 85.30. De, 71.55. Eq

用于超高速数字集成电路的 0.5um InP/InGaAs 双异质结晶体管

牛 斌,程 伟*,张有涛,王 元,陆海燕,常 龙,谢俊领(南京电子器件研究所微波毫米波单片集成和模块电路重点实验室,江苏 南京 210016)

摘要: 报道了用于超高速数字集成电路的 $0.5~\mu m$ 发射级线宽的 InP/InGaAs DBHT 器件,及其 100~GHz 的静态分频器,其工作频率达到国内领先. 并详细分析了器件 CB 结电容对影响高速数字应用的影响,其中 Ccb/Ic 达到 0.4~ps/V,揭示其静态分频器具有工作在 150~GHz 以上的潜力.

关键词:磷化铟;双异质结晶体管;静态分频器

中图分类号:TN3 文献标识码:A

Introduction

Advances in large capacity communication system and digital radar have stimulated intense research for devices operating at frequency over 100 GHz. Owning to high electron drift velocity compared with devices based on Si, GaAs or SiGe, InP/InGaAs DHBT is a suitable candidates for ultra high speed digital application [1]. In recent years, aggressive scaling has been achieved on InP based DHBT. The maximum oscillation frequency (f_{max}) has reached 1 THz ^[2]. However upper limit of operation frequency for a digital integrated circuit (IC) is not directly determined by $f_t/f_{\rm max}$, but often relative to base-collector capacity $C_{
m cb}$. This is because that $C_{
m cb}$ $\triangle V_{\text{logic}}/I_{\text{C}}$ is usually considered as the main delay term for a static frequency divider, which is often used as a benchmark circuit working at highest data rate in a given digital IC. Therefore, InP/InGaAs DHBT with smaller $C_{\rm eb}/I_{\rm C}$ could support higher operating frequency for digital circuits.

Due to highly scaled InP HBT technology, frequency divider speed has been improved aggressively. M. D' Amore et~al. has reported 200 GHz + static frequency divider based on 0.25 μ m InP DHBT technology^[3]. Divide-by-8 frequency divider operating at 204. 8 GHz based on 0.25 μ m InP HBT was also published by Z. Griffith et~al. While frequency divider becomes faster by scaled HBT, discussions about relations between HBT device and its circuit performance are still handful. Meanwhile, highly scaled HBT devices required excessive fabrication steps such as e-beam lithography. 0.5 μ m emitter InP DHBT can also achieved over 500 GHz f_{max} with relative simple processes^[5].

In this paper, we present an InP/InGaAs DHBT with $0.5~\mu m$ emitter width and two interconnect layers technology dedicated for digital IC above 100 GHz. As a benchmark circuit, a static divide-by-2 frequency divider

Received date: 2015 - 07 - 20, revised date: 2015 - 12 - 23

收稿日期:2015 - 07 - 20, 修回日期:2015 - 12 - 23

Foundation items: This work is supported by National Natural Science Foundation of China (61474101,61504125)

Biography: NIU Bin (1986-), man, Shaanxi Fufeng, Doctor. Research area involves photonics and microelectronics. E-mail; niubin_1@ 126. com

^{*} Corresponding author: E-mail: dspbuilder@163.com

working at 100 GHz was demonstrated, which is to our knowledge the highest operating frequency ever reported in China. The prior highest operating frequency of frequency divider in China is 83 GHz, reported in 2014 by Y. T. Zhang [6]. Relations between high speed digital IC and device characteristics were discussed. $C_{\rm cb}/I_{\rm C}$ as low as 0.4 ps/V was achieved, indicating potentially operating frequency above 150 GHz.

1 Design and Fabrication

The epitaxial structure was listed in Table 1. The composite collector consists of set-back layer, δ- doping layer, and InP collector layer. 50 nm InGaAs setback layer and 50 nm δ- doping layer were designed to eliminate the conduction band spike at B-C interface and to minimize the collector current blocking effect^[7]. InP collector thickness was optimized to 150 nm for balance between B-C capacity C_{cb} and Kirk current density J_{kirk} . 35 nm thin base was designed to reduce transit time in base. Emitter width was scaled to 0.5 µm for a smaller base pedestal area, and thus a smaller C_{cb} . After three mesa processes, thin film resistances were deposited on InP substrate. Capacitances were also made on substrate using SiN, as dielectric. Two levels of circuit interconnect were realized through Benzocyclobutene (BCB) planarization processes and metal deposition as depicted in Fig. 1.

Table 1 Layer structure of the InGaAs/InP DHBT 表 1 InGaAs/InP DHBT 材料结构

	1911-019		
Layers	Material	Thichness/nm	Dopant
Emitter Contact	InGaAs	200	Si
Emitter	InP	200	Si
Base	InGaAs	35	С
Set-back	InGaAs	50	Si
δ-doping	InP	50	Si
Collector	InP	150	Si
Collector Contact	InGaAs	50	Si
Sub-collector	InP	200	Si
Etch-stop	InGaAs	10	ud
Substrate	InP		S. I.




Fig. 1 Cross-section of the 0.5 μm InP/InGaAs DHBT for high speed digital IC

图 1 用于高速数字集成电路的 0.5 μm InP/InGaAs DHBT 剖面图

The divide-by-2 static frequency divider consists of input buffer, divider core and output stage. The Master-

slave D-flip-flop works as the divider core, which employs emitter coupled logic (ECL), depicted in Fig. 2 (a). 50 Ω on chip termination and peaking inductance were designed to decrease the interconnect delays. The circuit employs 32 DHBTs with an emitter area of 0.5 × 5 μ m². The total area of the divider is about 500 × 500 μ m². SEM of the static frequency divider is shown in Fig. 2(b).




Fig. 2 Frequency divider design: (a) divider core circuit; (b) SEM of the static frequency divider 图 2 分频器设计:(a)分频器核心电路;(b)静态分频器扫描电镜照片

2 Measurement

DC characteristics of single device were measured using Agilent 1500A semiconductor parameter analyzer. As depicted in Fig. 3 (a), common emitter DC current gain of 33 was recorded at $I_B=450~\mu\mathrm{A}$. Extracted ideality factors for BE and BC junction are 1.67 and 1.07, respectively. S-parameters of the InGaAs/InP DHBT were characterized from 200 MHz to 67 GHz using PNA-X N5247A network analyzer. f_t and f_{max} were derived at different bias conditions. As shown in Fig. 3 (b), f_t and f_{max} increase with emitter current I_E until reache the peak and then decrease, which was a consequence of Kirk effect. The highest f_t/f_{max} reaches 350/533 GHz at $I_E=9.4~\mathrm{mA}$, $V_C=1.5~\mathrm{V}$.




Fig. 3 Characteristics of the InGaAs/InP DHBT: (a) MSG/MAG and U of the DHBT; (b) variation of $f_{\rm t}$ and $f_{\rm max}$ versus $I_{\rm C}$ for the DHBT

图 3 InGaAs/InP DHBT 器件特性测量: (a) MSG/MAG 及 U 曲线; (b) f_t 和 f_{max} 随 I_C 的变化曲线

Limited by the measurement range of our 50 GHz spectrum analyzer, the frequency divider was characterized at clock frequency ranging from 2 GHz to 100 GHz. For 2 ~ 50 GHz, the signal source was used as the clock input directly. For 50 ~ 100 GHz, a frequency multiplier was applied. As shown in Fig. 4, the divider demonstrated 1 GHz output frequency at 2 GHz clock input and 50 GHz at 100 GHz input. Figure 5 shows that the characterized phase noise was-137.529 dBc/Hz at 100 kHz offset.

3 Discussion

The propagation delay of the divide-by-2 frequency divider can be deduced with the open circuit time constants method. $C_{\rm cb} \triangle V_{\rm logic}/I{\rm c}$ is the major delay part [8]. While $\triangle V_{\rm logic}$ is 0. 3 V for InP/InGaAs DHBT emitter coupled logic (ECL), decreasing $C_{\rm cb}/I{\rm c}$ directly promotes operating frequency. We firstly analyzed the $C_{\rm cb}$ and then discuss $C_{\rm cb}/I{\rm c}$ as follows.

Base-collector frequency $C_{\rm cb}$ can be affected by CB junction voltage $V_{\rm cb}$ and collector current density $J_{\it C}$, and written as $^{[9]}$.

$$C_{\rm cb} = \left| q N_{\rm c} \cdot \frac{\mathrm{d}x_{\rm n}}{\mathrm{d}V_{\rm cb}} \right| - \left| \frac{J_{\rm c}}{v} \cdot \frac{\mathrm{d}x_{\rm n}}{\mathrm{d}V_{\rm cb}} \right| - \frac{J_{\rm c}}{v^2} \cdot \frac{\mathrm{d}v}{\mathrm{d}V_{\rm cb}} \quad , \quad (1)$$




Fig. 4 Spectra of frequency divider output: (a) @ $f_{\rm clk}$ = 2 GHz; (b) @ $f_{\rm clk}$ = 100 GHz 图 4 分频器输出频谱: (a) $f_{\rm clk}$ = 2 GHz 时频谱; (b) $f_{\rm clk}$ = 100 GHz 时频谱




Fig. 5 Phase noise of the frequency divider 图 5 分频器相位噪声

where $N_{\rm C}$ is collector doping concentration, x_n is the thickness of depletion region. $J_{\rm C}$ is the collector current density, v is carrier velocity in collector. Thus the first term represents the variation of depletion region thickness. The following terms represent mobile charge modulation effect which represent injected electron density compensating doping concentration. $C_{\rm cb}$ can be derived

using Eq. 2 ^[10], Im $\{Y_{12}\}=2\pi f\cdot C_{\rm cb}$, (2)

where Y_{12} is transformed from S-parameters at a relative low frequency f=5 GHz. The relationship of $C_{\rm cb}$, collector voltage $V_{\rm C}$ and $I_{\rm C}$ is depicted in Fig. 6. As we can see, with the increase of voltage, $C_{\rm cb}$ drops due to increase of depletion region thickness. The mobile charge modulation effect leads to a decrease of $C_{\rm cb}$ with increase of $I_{\rm C}$ at relative small value region. However with $J_{\rm C}$ continuing to increase, $C_{\rm cb}$ begin to increase. The turning points reflect the screening of electric field at base side of the junction by the injected electrons. This is called Kirk effect.




Fig. 6 Extracted $C_{\rm cb}$ versus $I_{\rm C}$ at different collector voltage $V_{\rm C}$

图 6 不同集电极电压 $V_{\rm c}$ 下的 $C_{\rm cb}$ 比 $I_{\rm c}$

 $C_{\rm cb}/I_{\rm C}$ versus $I_{\rm C}$, as shown in Fig. 7, is similar with $C_{\rm cb}$ versus $I_{\rm C}$ except that the turning points locate in a much higher $I_{\rm C}.$ The smallest $C_{\rm cb}/I_{\rm C}$ of 0.4 ps/V was recorded at $I_c = 15.4$ mA, $V_c = 1.5$ V. This value is even smaller than 0.59 ps/V reported in Ref. [11] by Z. Criffith et al. (UCSB), where a 150 GHz InP HBT static frequency divider was presented. Therefore, $C_{
m cb}/I_{
m C}$ can be decreased by two approaches, decreasing $C_{\rm ch}$ by scaling device dimension and refining collector layer design or setting bias voltage at possible high level with proper current. In this paper, a small emitter area of 0.5 $\times 5$ µm, compared with 0.7 $\times 10$ µm in Ref. [6], and proper design of composite collector improved the frequency divider operating frequency from 83 GHz to 100 GHz. The recorded 0.4 ps/V of C_{cb}/I_{c} shows a potential operating frequency above 150 GHz at proper voltage and current bias. However limited by the measurement range of our spectrum analyzer, the highest operating frequency could not be recorded.

4 Conclusion

In summary, a 0.5 μ m InP/InGaAs DHBT three mesa DHBT technology was developed for high speed frequency integration circuit application. DC current gain of 33 and f_{t}/f_{max} of 350/533 GHz was recorded. As bench-




Fig. 7 C_{cb}/I_c vs. I_C at different collector voltage V_C 图 7 不同集电极电压 V_C 下的 C_{cb}/I_c 比 I_C

mark of high frequency digital circuit, a divided-by-2 static frequency divider operating at 100 GHz was demonstrated. As the main delay term of the circuit, $C_{\rm cb} \triangle V_{\rm logic}/Ic$ was discussed. While $\triangle V_{\rm logic}$ is about 0. 3 V for ECL, $C_{\rm cb}/Ic$ represents the potential of the devices for high speed digital circuits. The smallest $C_{\rm cb}/Ic$ of 0. 4 ps/V was recorded with our 0.5 μ m InP/InGaAs DH-BT, indicating a potential operating frequency above 150 GHz.

References

- [1] Monier C. ,Scott D. ,D' Amore M. , et al. , "High-Speed InP HBT Technology for Advanced Mixed-signal and Digital Applications [C]. Electron Device Meeting. 2007, 671.
- [2] Urteaga M. Pierson M, R. Rowel, P. 1, et al. 130nm InP DHBTs with ft > 0.52THz and f_{max} > 1.1 THz[C]. 2011 Device Research Conference (DRC), 2011 69th Annual 2011;281.
- [3] D'Amore M., Monie C. Lin r, S. et al. A 0. 25 µm InP DHBT 200GHz + Static Frequency Divider [J]. IEEE Compound Semiconductor Integrated Circuit Symposium 2009, 1.
- [4] Griffith Z., Urteaga M., Pierson R., et al. A 204.8GHz Static Divide-by-8 Frequency Divider in 250nm InP HBT[J]. IEEE Compound Semiconductor Integrated Circuit Symposium 2010, 1.
- [5] Niu B., Wang Y., Chen W., et al. Common Base Four-Finger In-GaAs/InP Double Heterojunction Bipolar Transistor with Maximum Oscillation Frequency 535 GHz[J]. Chin. Phys. Lett. 2015, 32:077304
- [6] Zhang Y., Li X., Zhang M., et al. A 83 GHz InP DHBT Static Frequency Divider [J]. Journal of Semiconductors 2014, 35: 045004.
- [7] Cheng W., Jin Z. Yu, J. et al. Design of InGaAsP Composite Collector for InP DHBT [J]. Chinese Journal of Semiconductors 2007, 28: 943.
- [8] Griffith Z. , "Ultra High Speed InGaAs/InP DHBT Devices and Circuits", PhD. Thesis 2005.
- [9] Ge J, Jin Z, Su Y, et al. A Physical-Based Charge-Control Model for InP DHBT Including Current-Blocking Effect [J]. Chin. Phys. Lett. 26, 077302 (2009).
- [10] Evan L. , "Scaling Mesa InP DHBTs to Record Bandwidths[J]. PhD. Thesis 2011.
- [11] Griffith Z, Dahlstrom M, Rodwel lM J W, et al. Ultra High Frequency Static Frequency Static Dividers > 150 GHz in a Narrow Mesa In-GaAs/InP DHBT Technology [C]. Proceedings of the 2004 Bipolar/ BiCMOS Circuits and Technology Meetings, 2004, 176.